Fairchild Semiconductor Selects Cadence as Primary EDA Partner System
Cadence Design Systems, Inc. announced that Fairchild Semiconductor, a leading global provider of energy-efficient semiconductor technology, has named Cadence as its primary EDA partner following the signing of a multi-year agreement for key Cadence mixed-signal technology.
Fairchild selected Cadence for its ability to provide an interoperable, mixed-signal design and verification solution using Cadence Virtuoso, Encounter, Incisive and Allegro technologies. A key technology for Fairchild is the Virtuoso Accelerated Parallel Simulator combined with Virtuoso AMS Designer, both part of the Virtuoso Multi-Mode Simulation suite. These technologies accelerate full-chip verification, leading to higher quality products and faster time to market.
"We selected Cadence because of its strong product portfolio, superior technology innovation, dedication to product quality and outstanding customer care," said Benny Chang, vice president of analog technology at Fairchild. "Cadence is the leader in mixed-signal design and verification, and transitioning to a complete Cadence mixed-signal flow permits us to enhance our design productivity."
